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Abstract: A highly granular silicon-tungsten electromagnetic calorimeter (SiW-ECAL) is the
reference design of the ECAL of the International Large Detector (ILD) concept, one of the two
detector concepts for the detector(s) at the future International Linear Collider. Prototypes for this
type of detector are developed within the CALICE Collaboration. During the last year a highly
compact digital readout system has been built. The system has been used for the first time in a beam
test in Summer 2019 at DESY. This article summarises the main features of the system and report
on its performance during the beam test.
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1 Introduction
High precision measurements in modern particle physics detectors require a close-to full coverage
of the solid angle to ensure a large lever arm for angular distributions or to enhance sensitivity for
processes with missing energy. This design requirement implies space- and power-economic solu-
tions for services such as readout or detector control. This article presents a newly developed digital
readout system for a technological highly-granular silicon-tungsten electromagnetic calorimeter,
SiW ECAL, constructed and operated by the CALICE Collaboration . The dimensions and design
specifications are oriented at the needs of the SiWECAL of the ILD detector [1], which is a proposal
for a detector at the International Linear Collider ILC [2]. The barrel of the SiW ECAL of ILD, see
Figure 1, is organised in trapezoidal modules forming an octant with an inner diameter of around
1850mm. The SiW ECAL is surrounded by the hadron calorimeter. As sketched in the top part of
Figure 1 around 67mm are available for the interface cards to the detector layers and the circuitry
for detector control, readout and power supply. The system described in this article replaces the
system described in Reference [3] that has been formerly used in a number of beam test campaigns
of the SiW ECAL [4, 5].
2 Digital readout system
The individual elements of the digital readout system sketched in the bottom part of Figure 1 will
be introduced in the following.
2.1 The SL-Board and the CORE Kapton
The SL-Board, see left part of Figure 2, is the sole interface for the ∼10000 channels of a detector
layer. In case of the SiW ECAL the channels are read by the SKIROC2 and SKIROC2a ASICs of
which a detailed description can be found elsewhere [5, 6]. The SL-Board is designed to fit the
space and mechanical constraints of the SiW ECAL of ILD. Being an effective prolongation of a
layer (see Figure 1 bottom for illustration) the SL-Board has a length between 10 and 42mm and a
width of 180mm. The design allows for the integration of a cooling system for the SiW ECAL [7].
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Figure 1: Top Left: Schematic view on the calorimeters in the ILD Detector. The SIW ECAL in
light blue is surrounded by a hadronic calorimeter. Top Right: Schematic view onto a region of the
ILD SiW ECAL barrel calorimeter. The hatched area has a width of about 67mm that is available
for the interface cards of the digital readout of the SiW ECAL layers (indicated in blue). Bottom:
Architecture of the readout system. The SiW ECAL layers are organised in terms of up to ten Active
Signal Units (ASU). The readout system starts at the left of the actual layers.
The height of the SL-Board must be contained between 6-12mm in order to accommodate 15
SL-Boards above each other in an ILD SiW ECAL barrel module. The SL-Board delivers the
regulated power including the high voltage for the sensor bias (150-200 V depending on the sensor
type and thickness), controls the front-end electronics ASICs and performs the full data readout.
The SL-Board is based on a MAX10 from ALTERA [8], which is a mix of CPLD and FPGA and
features an ADC to monitor the power pulsed operation of the detector layers, an option that is
available at linear colliders. It connects to the ASU chain via four surface mounted connectors of
1.5mm height and 1mm pitch. The SL-Board houses a connector towards a FTDI USBmodule that
can be used for standalone and debugging tests. The SL-Board generates all required supplies via
regulators from a single 3.4V power input. The current flowing through the board is shared between
its own needs and the power delivered to a layer. The consumption of the SL-Board itself is only
200mA which corresponds to less than 700mW at the 3.4V operational voltage. The SL-Board is
able to deliver up to 2A to a detector layer (mainly on analogue 3.3V), but also to actively limit the
layer consumption to 100mA in power pulsing mode.
Within a detector system the SL-Board is connected to the outside world through a system
dubbed CORE Kapton (see Figure 2) via an internal kapton layer and a 40-pin connector. The
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Figure 2: Top: SL-Board for the digital readout and the power supply of the SiW ECAL layers.
Bottom: Ensemble of ASU, control and readout kapton and control unit (CORE Mother + CORE
Daughter). For details see text.
distinguished feature of this solution is that the kapton cable can be guided along the sides of an
SiWECALmodule avoiding hence bulky cabling especially since the angle of the barrelmodule side
is 45o, see Figure 1. The short kapton cables that leave from the SL-Boards provide the necessary
flexibility for a mechanically safe and handy connection of the 15 layers that share one CORE
Kapton. The link provided by the CORE Kapton is designed to drive, read out and synchronise up
to 15 detector layers. It transmits all the clock and fast signals and houses the control and readout
links. The CORE Kapton interfaces make use of asynchronous serial transmissions, which ease the
synchronisation of the detector layers. The speed of the slow control and the individual readout
links is 40Mbits/s to be compared with the readout of the ASUs constituted by two parallel chains
of 5Mbit/s.
2.2 The CORE Module
The CORE Module consists of the CORE Mother and two CORE Daughter boards. Both types are
shown in Figure 3. The CORE Mother has been extensively used in worldwide used instruments
like the WaveCatcher and SAMPIC fast waveform digitisers [9], which have been both developed
at IJCLab (formerly LAL Orsay). This control and readout motherboard has been developed for
housing up to two mezzanines and it permits separating the acquisition part from the specific
front-end part. It manages external input and output signals for interfacing or synchronising with
other modules. The CORE Mother sends common clocks and fast signals to the CORE Daughters
to keep the system synchronised. The control and readout is possible through USB (2.0) or the
custom secured G-bit UDP protocol via a copper or an optical link. The CORE Daughter has been
specifically developed for the SiW-ECAL prototype. It is based on a Cyclone IV FPGA. It is the
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Figure 3: Top: CORE Mother (left) and CORE Daughter (right) boards that are connected to
the SL-Boards. Bottom: CORE Module that houses one CORE Mother and two CORE Daughter
boards.
interface between the CORE Mother and the CORE Kapton interface. It houses the second level of
event buffers (derandomisers). The control and readout link between CORE Daughter and CORE
Mother is 60MBytes/s in case of an USB connection, and 125Mbytes/s if the UDP protocol is
used. The entire CORE Modules consumes 5W.
2.3 Control and readout Software
The acquisition software is written in C-Language and developed under LabWindows CVI. It pilotes
the communication through the CORE Kapton or through the FTDI Module directly to the SL-
Board. It handles the control and readout of a whole detector module consisting of two CORE
Kaptons connected to 15 SL-Boards each and up to five ASUs connected in series to each SL-Board.
The c-functions that handle the communication (readout and configuration) can be used as a library
with any other program that handles C-Language such as be EUDAQ2 [10] or Pyrame [11]. The
software also allows for advanced online commissioning measurements as such as threshold scans
or masking of channels. A screenshot of the main window of the graphical interface is shown in
Figure 4.
2.4 Beam test performance and outlook
The new system has been tested with four short SiW ECAL layers with 256 cells each during
a beam test in 2019 at DESY. The total setup comprised nine layers. The left part of Figure 5
visualises the high level of integration. After a few hours of commissioning on-site the readout
system has worked seamlessly for one week until the end of the beam test without a single failure.
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Figure 4: Screenshot of the main window of the software interface to control and readout the
modules.
The graphical interface allowed for quick adjustments of the detector parameters during the running
and the simple but yet performant and intuitive online monitoring allowed for a quick feedback of
the data quality during the data taking.
During Autumn 2019 a Version 2 of the SL-Board has been designed and produced and is
now available, see right part of Figure 5. The main features of this new version are outlined in the
following:
• The length of the short flat cable leaving the SL-Board has been increased from 40 to 48mm,
which facilitates its connection to the CORE Kapton in the tight environment of a beam test
setup;
• The main input plugs have been rearranged across the board to facilitate the connection of
the board to e.g. high voltage and low voltage power supplies;
• The connector for the FTDI USB module is changed and moved. Now it takes less space and
is easier to handle;
• A switch permits the encoding the slot number;
• The SL Board features now a DAC for ADC calibration of the front end ASICs. It also
permits delivering calibration pulses with a programmable amplitude.
• A flash EEPROM for permanent information storage of e.g. the serial number of connected
ASUs;
• The FPGA produces pulses for autonomous functional calibration the two gains available in
the ASIC;
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Figure 5: Top:Beam test setup at DESY. The flat cable of the CORE Kapton interface leaves the
detector on the left hand site and is plugged into the CORE Module. The mechanical housing has
been shared with layers using the readout system described in Reference [3] of which the services
leave to the right hand side. Bottom: Version 2 of the SL-Board.
• The HV is available on the SL-Board to ASU connectors (both sides);
Currently a beam test using the digital readout system for up to 15 layers is prepared. This beam
test will happen at DESY during 2020. Furthermore, the number of ASUs connected to the readout
system and in particular to individual SL-Boards will be increased progressively. The handling of
a large(r) number of boards will benefit from the development of the JTAG Interface board. This
board has been designed in order to program the SL-Boards firmware through the CORE Module
via the Core Kapton.
Since CALICE prototypes share the similar front-end electronic ASICs [12], the readout system
can be relatively easily exported to other CALICE prototypes, which is beneficial to the progress of
the individual projects and facilitates common beam tests in the coming years. The readout system
can also be integrated with beamline instruments such as telescopes.
– 6 –
Acknowledgments
The authors would like to thank the organisers of the CHEF2019 and LCWS2019 conferences for
their hospitality and for giving us the opportunity to present this work.
This work has received funding from the EuropeanUnion’s Horizon 2020 Research and Innova-
tion programme within the AIDA2020 Project under Grant Agreement no. 654168; from the P2IO
LabEx (ANR-10-LABX-0038), excellence project HIGHTEC, in the framework Investissements
d´ Avenir (ANR-11-IDEX-0003-01) managed by the French National Research Agency (ANR);
from the People Programme (Marie Curie Actions) of the European Union's Seventh Framework
Programme (FP7/2007-2013) under REA grant agreement, PCOFUND-GA-2013-609102, through
the PRESTIGE programme coordinated by Campus France.
The measurements leading to these results have been performed at the Test Beam Facility at
DESY Hamburg (Germany), a member of the Helmholtz Association (HGF).
References
[1] ILD collaboration, H. Abramowicz et al., The ILD detector at the ILC, 1912.04601.
[2] T. Behnke, J. E. Brau, B. Foster, J. Fuster, M. Harrison, J. M. Paterson et al., The International Linear
Collider Technical Design Report - Volume 1: Executive Summary, 1306.6327.
[3] F. Gastaldi, R. Cornat, F. Magniette and V. Boudry, A scalable gigabit data acquisition system for
calorimeters for linear collider, PoS TIPP2014 (2014) 193.
[4] M. S. Amjad et al., Beam test performance of the SKIROC2 ASIC, Nucl. Instrum. Meth. A778 (2015)
78–84.
[5] K. Kawagoe et al., Beam test performance of the highly granular SiW-ECAL technological prototype
for the ILC, 1902.00110.
[6] S. Callier, F. Dulucq, C. de La Taille, G. Martin-Chassard and N. Seguin-Moreau, SKIROC2, front end
chip designed to readout the Electromagnetic CALorimeter at the ILC, JINST 6 (2011) C12040.
[7] D. Grondin, J. Giraud and J.-Y. Hostachy, CALICE Si/W ECAL: Endcap structures and cooling system,
in Proceedings, International Workshop on Future Linear Colliders 2016 (LCWS2016): Morioka,
Iwate, Japan, December 05-09, 2016, 2017. 1702.03770.
[8] “Intel MAX10 Device Overview.”
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/
max-10/m10_overview.pdf.
[9] “WaveCatcher and SAMPIC International Workshop", February 7-8 2018, LAL Orsay, France.
http://wpsist.lal.in2p3.fr/wasiw2018/.
[10] Y. Liu et al., EUDAQ2—A flexible data acquisition software framework for common test beams, JINST
14 (2019) P10033, [1907.10600].
[11] CALICE collaboration, F. Magniette and A. Irles, Pyrame 3, an online framework for Calice
SiW-Ecal, JINST 13 (2018) C03009.
[12] F. Dulucq, C. de La Taille and G. Martin-Chassard, Presentation of the “ROC” Chips Readout, in
Proceedings, Topical Workshop on Electronics for Particle Physics (TWEPP09), CERN, CERN, 2009.
DOI.
– 7 –
